

MIPS reference card

				R 0 / 20	registers
add	rd, rs, rt	Add	rd = rs + rt	R 0 / 22	\$0 \$zero
sub	rd, rs, rt	Subtract	rd = rs - rt	I 8	\$1 \$at
addi	rt, rs, imm	Add Imm.	rt = rs + imm \pm	R 0 / 21	\$2-\$3 \$v0-\$v1
addu	rd, rs, rt	Add Unsigned	rd = rs + rt	R 0 / 23	\$4-\$7 \$a0-\$a3
subu	rd, rs, rt	Subtract Unsigned	rd = rs - rt	I 9	\$8-\$15 \$t0-\$t7
addiu	rt, rs, imm	Add Imm. Unsigned	rt = rs + imm \pm		
mult	rs, rt	Multiply	{hi, lo} = rs * rt	R 0 / 18	\$16-\$23 \$s0-\$s7
div	rs, rt	Divide	lo = rs / rt; hi = rs % rt	R 0 / 1a	\$24-\$25 \$t8-\$t9
multu	rs, rt	Multiply Unsigned	{hi, lo} = rs * rt	R 0 / 19	\$26-\$27 \$k0-\$k1
divu	rs, rt	Divide Unsigned	lo = rs / rt; hi = rs % rt	R 0 / 1b	\$28 \$gp
mfhi	rd	Move From Hi	rd = hi	R 0 / 10	\$29 \$sp
mflo	rd	Move From Lo	rd = lo	R 0 / 12	\$30 \$fp
and	rd, rs, rt	And	rd = rs & rt	R 0 / 24	\$31 \$ra
or	rd, rs, rt	Or	rd = rs rt	R 0 / 25	hi —
nor	rd, rs, rt	Nor	rd = ~(rs rt)	R 0 / 27	lo —
xor	rd, rs, rt	eXclusive Or	rd = rs ^ rt	R 0 / 26	PC —
andi	rt, rs, imm	And Imm.	rt = rs & imm $_0$	I c	co \$13 c0_cause
ori	rt, rs, imm	Or Imm.	rt = rs imm $_0$	I d	co \$14 c0_epc
xori	rt, rs, imm	eXclusive Or Imm.	rt = rs ^ imm $_0$	I e	
sll	rd, rt, sh	Shift Left Logical	rd = rt << sh	R 0 / 0	
srl	rd, rt, sh	Shift Right Logical	rd = rt >>> sh	R 0 / 2	
sra	rd, rt, sh	Shift Right Arithmetic	rd = rt >> sh	R 0 / 3	
sllv	rd, rt, rs	Shift Left Logical Variable	rd = rt << rs	R 0 / 4	
srlv	rd, rt, rs	Shift Right Logical Variable	rd = rt >>> rs	R 0 / 6	
sraw	rd, rt, rs	Shift Right Arithmetic Variable	rd = rt >> rs	R 0 / 7	
slt	rd, rs, rt	Set if Less Than	rd = rs < rt ? 1 : 0	R 0 / 2a	
sltu	rd, rs, rt	Set if Less Than Unsigned	rd = rs < rt ? 1 : 0	R 0 / 2b	
slti	rt, rs, imm	Set if Less Than Imm.	rt = rs < imm \pm ? 1 : 0	I a	
sltiu	rt, rs, imm	Set if Less Than Imm. Unsigned	rt = rs < imm \pm ? 1 : 0	I b	
j	addr	Jump	PC = PC & 0xF0000000 (addr ₀ << 2)	J 2	
jal	addr	Jump And Link	\$ra = PC + 8; PC = PC & 0xF0000000 (addr ₀ << 2)	J 3	
jr	rs	Jump Register	PC = rs	R 0 / 8	
jalr	rs	Jump And Link Register	\$ra = PC + 8; PC = rs	R 0 / 9	
beq	rt, rs, imm	Branch if Equal	if (rs == rt) PC += 4 + (imm \pm << 2)	I 4	
bne	rt, rs, imm	Branch if Not Equal	if (rs != rt) PC += 4 + (imm \pm << 2)	I 5	
syscall		System Call	c0_cause = 8 << 2; c0_epc = PC; PC = 0x80000080	R 0 / c	
lui	rt, imm	Load Upper Imm.	rt = imm << 16	I f	
lb	rt, imm(rs)	Load Byte	rt = SignExt(M ₁ [rs + imm \pm])	I 20	
lbu	rt, imm(rs)	Load Byte Unsigned	rt = M ₁ [rs + imm \pm] & 0xFF	I 24	
lh	rt, imm(rs)	Load Half	rt = SignExt(M ₂ [rs + imm \pm])	I 21	
lhu	rt, imm(rs)	Load Half Unsigned	rt = M ₂ [rs + imm \pm] & 0xFFFF	I 25	
lw	rt, imm(rs)	Load Word	rt = M ₄ [rs + imm \pm]	I 23	
sb	rt, imm(rs)	Store Byte	M ₁ [rs + imm \pm] = rt	I 28	
sh	rt, imm(rs)	Store Half	M ₂ [rs + imm \pm] = rt	I 29	
sw	rt, imm(rs)	Store Word	M ₄ [rs + imm \pm] = rt	I 2b	
ll	rt, imm(rs)	Load Linked	rt = M ₄ [rs + imm \pm]	I 30	
sc	rt, imm(rs)	Store Conditional	M ₄ [rs + imm \pm] = rt; rt = atomic ? 1 : 0	I 38	

pseudo-instructions

bge	rx, ry, imm	Branch if Greater or Equal
bgt	rx, ry, imm	Branch if Greater Than
ble	rx, ry, imm	Branch if Less or Equal
blt	rx, ry, imm	Branch if Less Than
la	rx, label	Load Address
li	rx, imm	Load Immediate
move	rx, ry	Move register
nop		No Operation

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
R	op	rs	rt	rd	sh	func

	6 bits	5 bits	5 bits	16 bits
I	op	rs	rt	imm

	6 bits	26 bits
J	op	addr

F: fetch instr.
L: load data
S: store data

E: fetch instr

T : fetch instr.
L : load data

L: load data
S: store data