

0.3 = (1- hit ratio)* 10 >>>> Hit ratio = 0.97

Resit exam L2-ADO

25-june-2025

Duration: 90 minutes

Surname:					
First name:					/ 20
Group:					/ 20
Student ID No:					•
Exercise 1: (3.5)	points)				
	is unchanged, h	_			ed but the total number of data Circle the correct answer and
1/ Number of offse	t bits:				
a) Unchanged	b) +1	c) -1	d) 2x	e) 0.5x	
Assuming Addres so far, no. of lines If we double block	1024/4 = 256 >	> offset = log2(4) = 2 bits, index	bits = log2(256)=	8 bits, tag = 32-8-2 = 22 bits.
2/ Number of cache	e lines				
a) Unchanged	b) +1	c) -1	d) 2x	e) 0.5x	
Based on the prevanswer: 0.5x	rious example: r	no. of lines = cad	che size/block siz	ze=1024/8 = 128 l	line(0.5pt. missing details = -0.5)
3/ Number of tag b	its				
a) Unchanged	b) +1	c) -1	· · · · · · · · · · · · · · · · · · ·	e) 0.5x	
offset bits from que tag bits = 32 – 3-7	•	•	•		(0.5pt. missing details = -0.5)
4/ A particular prog hit is 1 cycle, the m	•	_			
1.3 = 1+ (1- hit rat	:io)* 10				(1pt. missing details = no mark)

5/ Consider a machine with byte addressable memory of 2^{32} bytes divided into blocks of size 32 bytes. Assume a 2-set associative cache having 512 cache lines is used with this machine. The size of tag field in bits is _____

total address bits = 32 bits, offset bits: log2(32) = 5 bits. No. of cache lines are 512 (1pt. missing details = no mark) divided into sets, each sets has 2 lines>> no. of sets = 512/2=256 sets >> dedicated bits=log2(256)=8 bits tag field bits = 32-8-5=19 bits

Exercise 2: (6.5 points)

Consider a cache with the following specifications: 4-way set associative, holds 64 Kbytes of data and Data words are 32 bits each. Data words are not byte addressed, they are word addressed and the memory address is 40 bits. There are 16 words per cache block and A First in First out (FIFO) replacement policy is used for each set.

1/ Show how the main memory address is decomposed (i.e. give the widths of the T/I/O fields).

There are 16 (2^4) addressable entries / block, thus, we need 4 bits of offset (1.5pt. missing details = no mark) For the index bits we have 2^{16} bytes x (1 word / 2^2 bytes) x (1 block / 2^4 words) x (1 set / 2^2 blocks) = 2^8 sets Therefore, need 8 bits of index.

Or we have 64 Kbytes of data in the cache divided into block each of (16 words/block x 4 bytes/words) = 1k of lines further divided into sets (4 set associative) = 256 sets (8 bits for index)

The remaining (40-4-8=28) 28 bits form the tag

All cache entries are initially empty at startup, the following addresses (in hexadecimal) are supplied to this cache in the order shown below.

2/ Indicate (in hexadecimal) for each of the following memory access whether it is a cache hit or a cache miss (4.5 points)

Address	Tag bits	maps to which set	Cache status
1: 0x F F F B D 0 9 8 7 3	FFFBD09	87	Compulsory miss
2: 0x A B C D E F 1 1 8 3	ABCDEF1	18	Compulsory miss
3: 0x A B C D E F 2 1 8 3	ABCDEF2	18	Compulsory miss
4: 0x A B C D E F 1 1 8 4	ABCDEF1	18	Hit
5: 0x A B C D E F 1 1 8 4	ABCDEF1	18	Hit
6: 0x F F F B D 0 9 8 7 4	FFFBD09	87	Hit
7: 0x F F F B D 0 A 9 7 4	FFFBDOA	97	Compulsory miss
8: 0x F F F B D 0 A 8 7 8	FFFBD0A	87	Compulsory miss
9: 0x A B C D E F 2 1 8 3	ABCDEF2	18	Hit

3/ What is the overall miss rate for this pattern of accesses? **(0.5 points)** 5/9

Exercise 3: (4 points)

1/ Write in hexadecimals the machine codes associated with the following MIPS instructions

slti \$s0, \$t7, -8

2/ Write the MIPS assembly language instruction represented by the following hexadecimal machine code

0x01600009

```
0000 00 (op) 01 011 (rs) 0 0000 (rt) 0000 0 (rd)000 00 (sh) 00 1001 (func) (1 pt. missing details = no mark)

R type. OD = 0, CD = 0
```

2/ Write the MIPS assembly language instruction represented by the following hexadecimal machine code

0x27a50004

```
0010 01 (op) 11 101 (rs) 0 0101 (rt) 0000 0000 0100 (1 pt. missing details = no mark)

I type. Op = 9, rt = 9 ($a1), rs = 29 ($sp), imm = 0x4 => addiu $a1, $sp, 4

0.25pt ... 0.5 pt ... 0.25 pt (only if details are correct)
```

3/ Assume a **J-type MIPS instruction** that allows jumping to a target instruction located at address 0x8A00 0540. What is the value of the 26-bit address field in the original instruction? Express your answer in binary

Exercise 4: (6 points)

Consider the following MIPS code:

```
$t1, 0 ($t0)
1:
      lw
            $t2, 4 ($t0)
2:
      lw
            $t3, $t1, $t2
3:
      add
            $t3, 12 ($t0)
      SW
5:
            $t4, 8 ($t0)
      lw
6:
            $t5, $t1, $t4
      add
7:
      SW
            $t5, 16 ($t0)
```

1/ List all possible data hazards in the code (i.e. affected instructions and registers)

```
between inst. 1 and 3 (1.rt = 3.rs = $t1)
between inst. 2 and 3 (2.rt = 3.rt = $t2)
between inst. 3 and 4 (3.rd = 4.rt = $t3)
between inst. 5 and 6 (5.rt = 6.rt = $t4)
between inst. 6 and 7 (6.rd = 7.rt = $t5)
```

2/ Fill in the table below assuming a "five-stage" pipelined data path with a "data forwarding unit", and "double-pumping". Indicate, if applicable, "data forwarding" occurrences with arrows, "pipeline stalls" with a "nop" or "repeated stages", and double-pumping usage with circle (3 points)

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
1 lw <u>\$t1,</u> 0 (\$t0)	IF	ID	EX	Mem	WB													
2 lw <u>\$t2</u> , 4 (\$t0)		IF	ID	EX	Mem	WB												
3 add \$t3, <u>\$t1</u> , <u>\$t2</u>			IF	ID	(=)	EX	MEM	WB										
4 sw \$t3, 12 (\$t0)				IF	IF	ID	ĒΧ	MEM	₩B									
5 lw \$t4, 8 (\$t0)						IF	ID	EX	MEM	WB								
6 add <u>\$t5,</u> \$t1, <u>\$t4</u>							IF	D	nop	EX	MEM	WB						
7 sw <u>\$t5,</u> 16 (\$t0)						·		IF	IF	ID	ĒΧ	MEM	₩B					

3/ Apply code rescheduling to reduce as much as possible the number of stalls

(1 pt. missing details = no mark)

Both stalls on: \$11 between instructions 1 and 3 and on \$44 between inst. 5 and 6 can be eliminated if inst. 5 is scheduled before inst. 3 in the pipeline. This gives: 1, 2, 5, 3, 4, 6, 7.